|
|
|
<<Go Back to Chip Location Reference
|
L6, 74HC32 Quad 2-input OR gate |
|||
|
Pin # |
Pin Description |
Circuit Configuration |
IDM Function |
|
1 |
Gate #1 input |
Driven by (L13-P6) |
|
|
2 |
Gate #1 input |
|
|
|
3 |
Gate #1 output |
Drives (L9-P9) |
|
|
4 |
Gate #2 input |
Driven by (L10-P10) |
|
|
5 |
Gate #2 input |
Driven by (L13-P12) |
|
|
6 |
Gate #2 output |
Drives (L9-P10) |
|
|
7 |
GND |
Common GND |
Power GND for device |
|
8 |
Gate #3 output |
Drives a transistor to the right of L6 |
|
|
9 |
Gate #3 input |
Driven by (L15-P8) |
|
|
10 |
Gate #3 input |
Driven by (L11-P11) |
|
|
11 |
Gate #4 output |
NC |
Not used |
|
12 |
Gate #4 input |
Hard-wired to GND |
Not used |
|
13 |
Gate #4 input |
Hard-wired to GND |
Not used |
|
14 |
VCC |
Common 5VDC |
Power 5VDC for device |